



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/813,907	03/30/2004	Christopher J. Diorio	IMPJ-0027A	5046
49684 7590 05/31/2007 IMPJ - THELEN REID BROWN RAYSMAN & STEINER LLP P.O. BOX 640640 SAN JOSE, CA 95164-0640			EXAMINER PHAN, TRONG Q	
			ART UNIT 2827	PAPER NUMBER
			MAIL DATE 05/31/2007	DELIVERY MODE PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

3/2

Response to Rule 312 Communication	Application No.	Applicant(s)	
	10/813,907	DIORIO ET AL.	
	Examiner	Art Unit	
	TRONG PHAN	2827	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

1. ☒ The amendment filed on 15 May 2007 under 37 CFR 1.312 has been considered, and has been:

a) ☒ entered.

b) ☐ entered as directed to matters of form not affecting the scope of the invention.

c) ☐ disapproved because the amendment was filed after the payment of the issue fee.

Any amendment filed after the date the issue fee is paid must be accompanied by a petition under 37 CFR 1.313(c)(1) and the required fee to withdraw the application from issue.

d) ☐ disapproved. See explanation below.

e) ☐ entered in part. See explanation below.

Phan Trong

TRONG PHAN
PRIMARY EXAMINER



1/27

Approved
TP
5/22/07

10




FIG. 1
(Prior Art)

20




FIG. 2
(Prior Art)

30




FIG. 3




FIG. 4

3/27




FIG. 5A




FIG. 5B




FIG. 5C

4/27




FIG. 5D




FIG. 5E

5/27




FIG. 5F




FIG. 6

6/27




FIG. 7

REPLACEMENT SHEET

7/27




FIG. 8

8/27




FIG. 9

9/27




FIG. 10

10/27




FIG. 11

REPLACEMENT SHEET

11/27




FIG. 12A




FIG. 12B

12/27




FIG. 12C




FIG. 13

13/27




FIG. 14

14/27




FIG. 15

15/27




FIG. 16

16/27





FIG. 17

Intro



18/27

154




FIG. 19

19/27

162

MOSCAP Tunneling Junction




FIG. 20

164

pFET Tunneling Junction




FIG. 21

20/27




FIG. 22




FIG. 23

22/27




FIG. 24

23/27

201 →




FIG. 25

REPLACEMENT SHEET

24/27




FIG. 26

REPLACEMENT SHEET

25/27




FIG. 27

26/27




FIG. 28

27/27




FIG. 29A




FIG. 29B